

# LP38513

## 3A Fast Response Ultra Low Dropout Linear Regulator

### General Description

The LP38513 fast response ultra low dropout linear regulator operates from a +2.25V to +5.50V input supply. This ultra low dropout linear regulator responds very quickly to step changes in line or load conditions, which makes it suitable for low voltage microprocessor applications. Developed on a CMOS process, with a PMOS pass transistor, the LP38513 has low quiescent current operation that is independent of the output load current.

**Ground Pin Current:** Typically 12 mA at 3A load current.

**Disable Mode:** Typically 60  $\mu$ A quiescent current when the Enable pin is pulled low.

**ERROR Flag:** The  $\overline{\text{ERROR}}$  Flag goes low if  $V_{\text{OUT}}$  falls more than typically 15% below the nominal value.

**Precision Output Voltage:** A guaranteed  $V_{\text{OUT}}$  accuracy of  $\pm 2.6\%$  with  $T_J$  from 0°C to 125°C.


### Features

- Conversions from 2.5V rail to 1.8V
- Stable with ceramic capacitors
- Low ground pin current
- Load regulation of 0.1% for 10 mA to 3A load current
- 60  $\mu$ A typical quiescent current in shutdown mode
- Guaranteed output current of 3A
- Available in TO220-5 and TO263-5 packages
- Guaranteed  $V_{\text{OUT}}$  accuracy of  $\pm 2.6\%$  with  $T_J$  from 0°C to +125°C
- $\overline{\text{ERROR}}$  flag indicates  $V_{\text{OUT}}$  status
- Over-Temperature and Over-Current protection
- -40°C to +125°C operating  $T_J$  range

### Applications

- Microprocessor power supplies
- GTL, GTL+, BTL, and SSTL bus terminators
- Power supplies for DSPs
- SCSI terminator
- Post regulators
- Battery chargers
- Other battery powered applications

### Typical Application Circuit




20146801

# Ordering Information

TABLE 1. Package Marking and Ordering Information


Output Voltage	Order Number	Package Type	Package Marking	Supplied As:
1.8	LP38513S-1.8	TO263-5	LP38513S-1.8	Rail
	LP38513SX-1.8	TO263-5	LP38513S-1.8	Tape and Reel
	LP38513T-1.8	TO220-5	LP38513T-1.8	Rail

## Connection Diagrams



Top View  
TO-220 5 Pin Package

20146803



Top View  
TO-263 5 Pin Package

20146804

## Pin Descriptions for TO-220 and TO-263 5 Pin Packages

Pin #	TO220-5 and TO263-5	Function
1	EN	Enable. Pull high to enable the output, low to disable the output. This pin has no internal bias and must be tied to the input voltage, or actively driven.
2	IN	Input Supply Pin
3	GND	Ground
4	OUT	Regulated Output Voltage Pin
5	$\overline{\text{ERROR}}$	ERROR Flag. A high level indicates that $V_{\text{OUT}}$ is within (tbd)% of the nominal regulated voltage.
TAB	TAB	The TO220 and TO263 TAB is used as a thermal connection to remove heat from the device to an external heatsink. The TAB is internally connected to device pin 3.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Soldering Temperature (Note 3)	
TO-220, Wave	260°C, 10s
TO-263	235°C, 30s
ESD Rating (Note 2)	±2 kV
Power Dissipation (Note 4)	Internally Limited
Input Pin Voltage (Survival)	-0.3V to +6.0V
Enable Pin Voltage (Survival)	-0.3V to +6.0V
Output Pin Voltage (Survival)	-0.3V to +6.0V
ERROR Pin Voltage (Survival)	0.3V to +6.0V
I <sub>OUT</sub> (Survival)	Internally Limited

**Operating Ratings** (Note 1)

Input Supply Voltage, V <sub>IN</sub>	2.25V to 5.5V
Enable Input Voltage, V <sub>EN</sub>	0.0V to 5.5V
ERROR Pin Voltage	0.0V to V <sub>IN</sub>
Output Current (DC)	0 mA to 3A
Junction Temperature (Note 4)	-40°C to +125°C

**Electrical Characteristics**

Unless otherwise specified: V<sub>IN</sub> = 2.5V, I<sub>OUT</sub> = 10 mA, C<sub>IN</sub> = 10 μF, C<sub>OUT</sub> = 10 μF, V<sub>EN</sub> = 2.0V. Limits in standard type are for T<sub>J</sub> = 25°C only; limits in **boldface type** apply over the junction temperature (T<sub>J</sub>) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>OUT</sub>	Output Voltage Tolerance (Note 7)	2.25V ≤ V <sub>IN</sub> ≤ 5.5V 10 mA ≤ I <sub>OUT</sub> ≤ 3A	-1.6 <b>-4.1</b>	0	+1.6 <b>+2.6</b>	%
		2.25V ≤ V <sub>IN</sub> ≤ 5.5V 10 mA ≤ I <sub>OUT</sub> ≤ 3A 0°C ≤ T <sub>J</sub> ≤ 125°C	-2.6	0	+2.6	
ΔV <sub>OUT</sub> /ΔV <sub>IN</sub>	Output Voltage Line Regulation (Notes 5, 7)	2.25V ≤ V <sub>IN</sub> ≤ 5.5V	-	0.03 <b>0.06</b>	-	%/V
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Output Voltage Load Regulation (Notes 6, 7)	10 mA ≤ I <sub>OUT</sub> ≤ 3A	-	0.10 <b>0.20</b>	-	%/A
V <sub>DO</sub>	Dropout Voltage (Note 8)	I <sub>OUT</sub> = 3A	-	-	<b>425.</b>	mV
I <sub>GND</sub>	Ground Pin Current, Output Enabled	I <sub>OUT</sub> = 10 mA ERROR pin = GND	-	10	12 <b>15</b>	mA
		I <sub>OUT</sub> = 3A ERROR pin = GND	-	12	15 <b>20</b>	
	Ground Pin Current, Output Disabled	V <sub>EN</sub> = 0.50V ERROR pin = GND	-	60	100 <b>110</b>	μA
I <sub>SC</sub>	Short Circuit Current	V <sub>OUT</sub> = 0V	-	5.6	-	A

**Enable Input**

V <sub>EN(TH)</sub>	Enable On/Off Threshold	V <sub>EN</sub> rising from 0.0V until the output turns On, or V <sub>EN</sub> falling from ≥ 2.0V until the output turns Off	0.74 <b>0.56</b>	0.85	0.92 <b>1.00</b>	V
t <sub>d(OFF)</sub>	Turn-off delay	Time from V <sub>EN</sub> < V <sub>EN(TH)</sub> to V <sub>OUT</sub> = OFF, I <sub>LOAD</sub> = 3A	-	5	-	μs
t <sub>d(ON)</sub>	Turn-on delay	Time from V <sub>EN</sub> > V <sub>EN(TH)</sub> to V <sub>OUT</sub> = ON, I <sub>LOAD</sub> = 3A	-	5	-	
I <sub>EN</sub>	Enable Pin Current	V <sub>EN</sub> = V <sub>IN</sub>	-	1	-	nA
		V <sub>EN</sub> = 0V	-	-1	-	

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>ERROR Flag</b>						
$V_{TH}$	ERROR Flag Threshold (Note 9)	$V_{OUT}$ falling from $V_{OUT(NOM)}$ until ERROR Flag goes low	77	85	94	%
$\Delta V_{TH}$	ERROR Flag Threshold Hysteresis (Note 9)	$V_{OUT}$ rising from $V_{TH}$ until ERROR Flag goes high	2.2	4	5.8	
$V_{ERROR(SAT)}$	ERROR Flag Saturation Voltage	$I_{SINK} = 1 \text{ mA}$	-	20	100	mV
$I_{IK}$	ERROR Flag Pin Leakage Current	$V_{ERROR} = 5.5V$	-	100	-	nA
$t_d$	ERROR Flag Delay time		-	1	-	$\mu\text{s}$
<b>AC Parameters</b>						
PSRR	Ripple Rejection	$V_{IN} = 2.5V$ $f = 120\text{Hz}$	-	73	-	dB
		$V_{IN} = 2.5V$ $f = 1 \text{ kHz}$	-	70	-	
$\rho_{n(f)}$	Output Noise Density	$f = 120\text{Hz}$	-	0.8	-	$\mu\text{V}/\sqrt{\text{Hz}}$
$e_n$	Output Noise Voltage	$\text{BW} = 100\text{Hz} - 100\text{kHz}$ $V_{OUT} = 1.8V$	-	45	-	$\mu\text{V}_{RMS}$
<b>Thermal Characteristics</b>						
$T_{SD}$	Thermal Shutdown	$T_J$ rising	-	165	-	$^{\circ}\text{C}$
$\Delta T_{SD}$	Thermal Shutdown Hysteresis	$T_J$ falling from $T_{SD}$	-	10	-	
$\theta_{J-A}$	Thermal Resistance Junction to Ambient	TO-220 (Note 4)	-	60	-	$^{\circ}\text{C}/\text{W}$
		TO-263 (Note 4)	-	60	-	
$\theta_{J-C}$	Thermal Resistance Junction to Case	TO-220	-	3	-	$^{\circ}\text{C}/\text{W}$
		TO-263	-	3	-	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics.

**Note 2:** The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method is per JESD22-A114.

**Note 3:** Refer to JEDEC J-STD-020C for surface mount device (SMD) package reflow profiles and conditions. Unless otherwise stated, the temperatures and times are for Sn-Pb (STD) only.

**Note 4:** Device operation must be evaluated, and derated as needed, based on ambient temperature ( $T_A$ ), power dissipation ( $P_D$ ), maximum allowable operating junction temperature ( $T_{J(MAX)}$ ), and package thermal resistance ( $\theta_{JA}$ ).

**Note 5:** Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the voltage at the input.

**Note 6:** Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in the load current at the output.

**Note 7:** The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification.







**Note 8:** Dropout voltage ( $V_{DO}$ ) is typically defined as the input to output voltage differential ( $V_{IN} - V_{OUT}$ ) where the input voltage is low enough to cause the output voltage to drop 2% from the nominal value. For the LP38513, the minimum operating voltage of 2.25V is the limiting factor and the maximum dropout voltage is defined as:  $V_{DO(MAX)} = V_{IN(MIN)} - V_{OUT(MIN)}$  = (i.e.  $2.25V - (1.80V \times 95.9\%) = 524 \text{ mV}$ )


**Note 9:** The ERROR Flag thresholds are specified as percentage of the nominal regulated output voltage. See Application Information.

# Typical Performance Characteristics


$C_{IN} = 10 \mu F$ ,  $C_{OUT} = 10 \mu F$ ,  $I_{OUT} = 10 \text{ mA}$ .

Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = 2.5\text{V}$ ,  $V_{EN} = 2.0\text{V}$ ,







20146832




20146817




20146818




20146819




20146820




20146821




20146822




20146823




20146824




20146825




20146826



20146827




20146829



20146831



## Block Diagram



20146807

## Application Information

### EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

### INPUT CAPACITOR:

A ceramic input capacitor of at least 10  $\mu\text{F}$  is required. For general usage across all load currents and operating conditions, a 10  $\mu\text{F}$  ceramic input capacitor will provide satisfactory performance.

### OUTPUT CAPACITOR:

A ceramic capacitor with a minimum value of 10  $\mu\text{F}$  is required at the output pin for loop stability. It must be located less than 1 cm from the device and connected directly to the output and ground pin using traces which have no other currents flowing through them. As long as the minimum of 10  $\mu\text{F}$  ceramic is met, there is no limitation on any additional capacitance.

X7R and X5R dielectric ceramic capacitors are strongly recommended, as they typically maintain a capacitance range within  $\pm 20\%$  of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

Z5U and Y5V dielectric ceramics are not recommended as the capacitance will drop severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

### REVERSE VOLTAGE

A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when  $V_{\text{IN}}$  is abruptly taken low and  $C_{\text{OUT}}$  continues to hold a sufficient charge such that the input to output

voltage becomes reversed. A less common condition is when an alternate voltage source is connected to the output.

There are two possible paths for current to flow from the output pin back to the input during a reverse voltage condition.

While  $V_{\text{IN}}$  is high enough to keep the control circuitry alive, and the Enable pin is above the  $V_{\text{EN(ON)}}$  threshold, the control circuitry will attempt to regulate the output voltage. Since the input voltage is less than the output voltage the control circuit will drive the gate of the pass element to the full on condition when the output voltage begins to fall. In this condition, reverse current will flow from the output pin to the input pin, limited only by the  $R_{\text{DS(ON)}}$  of the pass element and the output to input voltage differential. Discharging an output capacitor up to 1000  $\mu\text{F}$  in this manner will not damage the device as the current will rapidly decay. However, continuous reverse current should be avoided.

The internal PFET pass element in the LP38513 has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output voltage to input voltage differential is more than 500 mV (typical) the parasitic diode becomes forward biased and current flows from the output pin to the input through the diode. The current in the parasitic diode should be limited to less than 1A continuous and 5A peak.

If used in a dual-supply system where the regulator output load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommended for this protective clamp.

### SHORT-CIRCUIT PROTECTION

The LP38513 is short circuit protected, and in the event of a peak over-current condition the short-circuit control loop will rapidly drive the output PMOS pass element off. Once the power pass element shuts down, the control loop will rapidly cycle the output on and off until the average power dissipation causes the thermal shutdown circuit to respond to servo the

on/off cycling to a lower frequency. Please refer to the *POWER DISSIPATION/HEAT-SINKING* section for power dissipation calculations.

### ENABLE OPERATION

The Enable On/Off threshold is typically 850 mV, and has no hysteresis. The voltage signal must rise and fall cleanly, and promptly, through this threshold.

The Enable pin (EN) has no internal pull-up or pull-down to establish a default condition and, as a result, this pin must be terminated either actively or passively.

If the Enable pin is driven from a single ended device (such as the collector of a discrete transistor) a pull-up resistor to  $V_{IN}$ , or a pull-down resistor to ground, will be required for proper operation. A 1 k $\Omega$  to 100 k $\Omega$  resistor can be used as the pull-up or pull-down resistor to establish default condition for the EN pin. The resistor value selected should be appropriate to swamp out any leakage in the external single ended device, as well as any stray capacitance.

If the Enable pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator output), the pull-up, or pull-down, resistor is not required.

If the application does not require the Enable function, the pin should be connected directly to the adjacent  $V_{IN}$  pin.

The status of the Enable pin also affects the behavior of the  $\overline{\text{ERROR}}$  Flag. While the Enable pin is high the regulator control loop will be active and the  $\overline{\text{ERROR}}$  Flag will report the status of the output voltage. When the Enable pin is taken low the regulator control loop is shutdown, the output is turned off, and the internal logic will immediately force the  $\overline{\text{ERROR}}$  Flag pin low.

### ERROR FLAG OPERATION

When the LP38513 Enable pin is high, the  $\overline{\text{ERROR}}$  Flag pin will produce a logic low signal when the output drops by more than 15% ( $V_{TH}$ , typical) from the nominal output voltage. The drop in output voltage may be due to low input voltage, current limiting, or thermal limiting. This flag has a built in hysteresis. The output voltage will need to rise to greater than typically 89% of the nominal output voltage for the  $\overline{\text{ERROR}}$  Flag to return to a logic high state. It should also be noted that when the Enable pin is pulled low, the  $\overline{\text{ERROR}}$  Flag pin is forced to be low as well.

The internal  $\overline{\text{ERROR}}$  flag comparator has an open drain output stage. Hence, the  $\overline{\text{ERROR}}$  pin requires an external pull-up resistor. The value of the pull-up resistor should be in the range of 2 k $\Omega$  to 20 k $\Omega$ , and should be connected to the LP38513 output voltage pin. The  $\overline{\text{ERROR}}$  Flag pin should not be pulled-up to any voltage source higher than  $V_{IN}$  as current flow through an internal parasitic diode may cause unexpected behavior. When the input voltage is less than typically 1.25V the status of the  $\overline{\text{ERROR}}$  flag output will not be reliable. The  $\overline{\text{ERROR}}$  Flag pin must be connected to ground if this function is not used.

The timing diagram in *Figure 1* shows the relationship between the  $\overline{\text{ERROR}}$  flag and the output voltage when the pull-up resistor is connected to the output voltage pin.

The timing diagram in *Figure 2* shows the relationship between the  $\overline{\text{ERROR}}$  flag and the output voltage when the pull-up resistor is connected to the input voltage.




FIGURE 1.  $\overline{\text{ERROR}}$  Flag Operation, see Typical Application

20146808




FIGURE 2.  $\overline{\text{ERROR}}$  Flag Operation, biased from  $V_{\text{IN}}$

### POWER DISSIPATION/HEAT-SINKING

A heat-sink may be required depending on the maximum power dissipation ( $P_{\text{D(MAX)}}$ ), maximum ambient temperature ( $T_{\text{A(MAX)}}$ ) of the application, and the thermal resistance ( $\theta_{\text{JA}}$ ) of the package. Under all possible conditions, the junction temperature ( $T_{\text{J}}$ ) must be within the range specified in the Operating Ratings. The total power dissipation of the device is given by:

$$P_{\text{D}} = (V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{OUT}} + (V_{\text{IN}}) \times I_{\text{GND}} \quad (1)$$

where  $I_{\text{GND}}$  is the operating ground current of the device (specified under Electrical Characteristics).

The maximum allowable junction temperature rise ( $\Delta T_{\text{J}}$ ) depends on the maximum expected ambient temperature ( $T_{\text{A(MAX)}}$ ) of the application, and the maximum allowable junction temperature ( $T_{\text{J(MAX)}}$ ):

$$\Delta T_{\text{J}} = T_{\text{J(MAX)}} - T_{\text{A(MAX)}} \quad (2)$$

The maximum allowable value for junction to ambient Thermal Resistance,  $\theta_{\text{JA}}$ , can be calculated using the formula:

$$\theta_{\text{JA}} = \Delta T_{\text{J}} / P_{\text{D(MAX)}} \quad (3)$$

LP38513 is available in TO-220 and TO-263 packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow. If the maximum allowable value of  $\theta_{\text{JA}}$  calculated above is  $\geq 60$  °C/W for TO-220 package and  $\geq 60$  °C/W for TO-263 package no heat-sink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable  $\theta_{\text{JA}}$  falls below these limits, a heat sink is required.

### HEAT-SINKING THE TO-220 PACKAGE

The thermal resistance of a TO-220 package can be reduced by attaching it to a heat-sink or a copper plane on a PC board.

If a copper plane is to be used, the values of  $\theta_{\text{JA}}$  will be the same as shown in the next section for the TO263 package.


The heatsink to be used in the application should have a heat-sink to ambient thermal resistance,

$$\theta_{\text{HA}} \leq \theta_{\text{JA}} - \theta_{\text{CH}} - \theta_{\text{JC}} \quad (4)$$

In this equation,  $\theta_{\text{CH}}$  is the thermal resistance from the case to the surface of the heat sink and  $\theta_{\text{JC}}$  is the thermal resistance from the junction to the surface of the case. The rated  $\theta_{\text{JC}}$  is about 3°C/W for a TO220-5 package. The value for  $\theta_{\text{CH}}$  depends on method of attachment, insulator, etc.  $\theta_{\text{CH}}$  varies between 1.5°C/W to 2.5°C/W. If the exact value is unknown, 2°C/W can be assumed.

### HEAT-SINKING THE TO-263 PACKAGE


The TO-263 package uses the copper plane on the PCB as a heat-sink. The tab of this package is soldered to the copper plane for heat sinking. *Figure 3* shows a curve for the  $\theta_{\text{JA}}$  of TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat sinking.



**FIGURE 3.  $\theta_{JA}$  vs Copper (1 Ounce) Area for the TO-263 package**



As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for  $\theta_{JA}$  for the TO-263 package mounted to a PCB is 32°C/W.

Figure 4 shows the maximum allowable power dissipation for TO-263 packages for different ambient temperatures, assuming  $\theta_{JA}$  is 35°C/W and the maximum junction temperature is 125°C.






**FIGURE 4. Maximum Power Dissipation vs Ambient Temperature for the TO-263 Package**

**Physical Dimensions** inches (millimeters) unless otherwise noted




**TO220 5-lead, Molded, Stagger Bend Package**  
NS Package Number T05D

T05D (REV A)



LAND PATTERN RECOMMENDATION

CONTROLLING DIMENSION IS INCH  
VALUES IN [ ] ARE MILLIMETERS  
DIMENSIONS IN ( ) FOR REFERENCE ONLY



**TO263 5-Lead, Molded, Surface Mount Package**  
NS Package Number TS5B

TS5B (Rev D)

## Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor Americas Customer Support Center**  
 Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
 Tel: 1-800-272-9959

**National Semiconductor Europe Customer Support Center**  
 Fax: +49 (0) 180-530-85-86  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
 Deutsch Tel: +49 (0) 69 9508 6208  
 English Tel: +49 (0) 870 24 0 2171  
 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan Customer Support Center**  
 Fax: 81-3-5639-7507  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
 Tel: 81-3-5639-7560